
1/9


Fig.1

PRIOR ART




2/9


Fig.2



3/9 Fig.3



## Fig.4





## Fig.5A

Α9	А8	Α7	А6	А5	Α4	Д3	Α2	Д1	Α0
WBL	TEST	MODE	CAS	CAS LATENCY		вт	BUF	RST LE	NGTH

WBL: WRITE BURST LENGTH BT: BURST TYPE

Fig.5D

Fig.5C

TECT MODE

1F21	MUDE	
А8	Α7	
0	0	OPERATION MODE SETTING
0	1	SPARE
1	0	SPARE
1	1	SPARE

CAS LATENCY

Α6	Α5	Α4					
0	0	0	SPARE				
0	0	1	2				
0	1	0	3				
0	1	1	SPARE				
:	:	:	:				
1	1	1	SPARE				

Fig.5B

BUST LENGTH

ם במטם	LENGII.	<u> </u>		
Α2	Δ1	Α0	BT = 0	BT = 1
0	0	0	1	1
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	SPARE	SPARE
	ı		i	
1	1	1	FULL BURST	SPARE

Fig. 5E

Α9	WBL
0	BURST
1	SINGLE BIT
А3	ВТ
0	SEQUENTIAL
1	INTERLEAVE

6/9

## Fig.6A





Fig. 6B





## Fig.7

				_
MEMORY	BLOCK	211₁←	BANK O	211
			X X X 00	
MEMORY	BLOCK	211 <sub>2</sub>	BANK 1	
			XXX01	
MEMORY	BLOCK	211₃←—	BANK 2	
			XXX10	
MEMORY	BLOCK	2114	BANK 3	
			XXX11	
			•	



Fig.8





А9	A8	Α7	A6	А5	Α4	А3	Α2	Д1	Α0
WBL	TEST	MODE	DDE CAS LATENCY			вт	BUF	RST LEI	1GTH
							IDTER I		

WBL: WRITE BURST LENGTH BT: BURST TYPE

1	TEST N	10DE		
	А8	Δ7		
	0	0	OPERATION MODE SETTING	(1)
	0	1	OPERATION MODE SETTING	(2)
	1	0	OPERATION MODE SETTING	(3)
	1	1	OPERATION MODE SETTING	(4).